The optimized quadruples were used to generate behavioral VHDL code which could be compiled to hardware. The load and store operations accessing memory were unsupported, but the binary operation quadruples could be translated fairly directly to VHDL. Properly translating branches and conditionals was more difficult.